

NPTEL » Computer architecture and organization

Announcements

About the Course

Ask a Question

Progress Mentor

Register for Certification exam

Course outline			
How does an NPTEL online course work?			
Week 0			
Week 1			
Week 2			
Week 3			
Week 4			
Week 5			
	cture 23: Processor emory Interaction		
	cture 24: Static and namic RAM		
	cture 25: Asynchronous		
	cture 26: Synchronous RAM		

Week 5 : Assignment 5

Your last recorded submission was on 2021-08-30, 12:09 IST

- Which of the following statement(s) is/are true?
 - a. In memory, data are stored in the form of 0's and 1's.
 - b. Memory system stores data and instruction.
 - c. Every bit of memory has a unique address.
 - d. All of these
- a.
- □ b.
- ✓ c.
- □ d.
- Consider a memory with "n" address line and "m" data lines what will be the total number of bits in the memory.
 - a. 2mxn
 - b. 2" x m
 - c. 2n+m
 - d. m2 x n
 - a.
- b.
- O c.
- Od.

1 point

Due date: 2021-09-01, 23:59 IST.

1 point

 Lecture 27: Memory Interfacing and Addressing 	3) Which of the following statement(s) is/are false?	1 point
Week 5 Lecture Material	Viller of the following statement(s) is/are false.	. , ,
Quiz: Week 5 : Assignment5	 a. In volatile memory data is lost when power is switched off. b. Dynamic memory requires periodic refreshing. c. Magnetic tape does not allow random access of data. 	
Feedback form for Week 5	d. None of these.	
Week 6	□ a. □ b.	
DOWNLOAD VIDEOS	□ c.	
Assignments Solution	✓ d.	
	4) What is/are false for cache memory?	1 point
	 a. It consumes low power as compared to main memory. b. It is a type of non-volatile memory. c. It decrease the effective speed of the memory system. d. All of these. 	
	□ a. ☑ b. ☑ c. □ d. The total number of external connection required by an 8 x 8 memory will be?	
	15	1 point
	6) Which of the following is/are true for virtual memory system? a. It increases the size of the program that can be run b. It increases the size of the physical memory c. It increases the size of the secondary memory d. It improves the processor-memory bandwidth	1 point
	 ✓ a. ✓ b. □ c. □ d 	

7)	Which of the following statement is true for writing 1 in SRAM chip? a. The bit line b is set with 1, and bit line b' is set with 0. b. The bit line b is set with 0, and bit line b' is set with 1. c. The bit line b is set with 1, and bit line b' is set with 1. d. The bit line b is set with 0, and bit line b' is set with 0.	1 point
	a.b.c.d.	
8)	Consider a 1Mbit memory organized as 1024 (rows) and 1024 (columns). If the data bus is 16-bit wide, total number of address lines required will be: a. 16 b. 14 c. 15 d. 20	1 point
	● a.○ b.○ c.○ d.	
9)	For a DDR2 SDRAM if the internal clock is 140MHz and bus clock is 350MHz, what will be the maximum data transfer rate? a. 4.48 KB/s b. 4.48 MB/s c. 4.48 GB/s d. 4.48 TB/s	1 point
	○ a. ○ b. ○ c. ○ d.	

1 point

Submit Answers

All the answers are confirmed from our side if anybody have doubt in any of these question kindly contact us

Ashu: 8437102100

Anmol: 8699731262